

09/26/00  
JCS829 U.S. PTO

09 28 00

A

Case Docket No.: PA1203

U.S. PATENT APPLICATION  
ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

JCS806 U.S. PTO  
09/26/00  
09/670490

Sir:

Transmitted herewith for filing with Express Mail Label Number EL590678600US

is the patent application of

Applicant: Ting Sun

Title: System and Method for Adaptively Accommodating a High Amplitude Downstream Signal in a DSL Modem

Enclosed are:

- ☒ 27 pages of specification, claims and abstract.
- ☒ 11 sheets of ☒ informal ☐ formal drawing(s).
- ☒ Declarations and powers of attorney.
- ☒ An assignment transmittal.
- ☒ Assignments of the invention to: 2Wire, Inc.  
Please record the assignment and return to the undersigned.
- ☐ A certified copy of a \_\_\_\_\_ application.
- ☐ An associate power of attorney.
- ☒ A verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27.
- ☐ PTO Form-1449 and copies of cited art.

The filing fee has been calculated as shown below:

For	(Col. 1) No. Filed	(Col. 2) No. Extra	Small Entity		or	Other Than a Small Entity	
			Rate	Fee		Rate	Fee
Basic Fee				\$380.00			\$760.00
Total Claims	22 - 20 = *	2	x \$9 =	\$18.00		x \$18 =	\$0.00
Indep. Claims	9 - 3 = *	6	x \$39 =	\$234.00	or	x \$78 =	\$0.00
Multiple Dependent Claims Present <input type="checkbox"/>			+ \$130 =	\$0.00		+ \$260 =	\$0.00
*If the difference in column 1 is less than zero, enter 0 in column 2			Total	\$632.00	or	Total	\$0.00

☐ Please charge my Deposit Account No. 06-0600 the amount of \$\_\_\_\_\_. **A duplicate copy of this sheet is enclosed.**

☒ Checks in the amount of \$ 632.00 and \$ 40.00 to cover the filing fee ☒ and recording of assignment are enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 06-0600. **A duplicate copy of this sheet is enclosed.**

☒ Any additional filing fees required under 37 CFR § 1.16.

☒ Any patent application processing fees under 37 CFR § 1.17.

☐ The issue fee set in 37 CFR § 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR § 1.311(b).

Respectfully submitted,

Dated: 9/26/00

Susan Yee  
Susan Yee, Registration No. 41,388  
Carr & Ferrell LLP  
2225 East Bayshore Road, Suite 200  
Palo Alto, California 94303  
(650) 812-3400

Atty. Dkt.No. PA1203US

Applicants or Patentees: Ting Sun et al.  
 Serial or Patent No.: Unknown  
 Filed or Issued: Filed herewith  
 For: System and Method for Adaptively Accommodating a High Amplitude Downstream Signal in a DSL Modem

VERIFIED STATEMENT (DECLARATION) CLAIMING  
 SMALL ENTITY STATUS  
 (37 CFR 1.9 (f) and 1.27 (c)) - SMALL BUSINESS CONCERN

I hereby declare that I am:

- ☐ the owner of the small business concern identified below:  
☒ an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN 2Wire, Inc.  
 ADDRESS OF CONCERN 1704 Automation Parkway; San Jose, California 95131

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.2, and reproduced in 37 CFR 1.9 (d), for purposes of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention, entitled "System and Method for Adaptively Accommodating a High Amplitude Downstream Signal in a DSL Modem," by inventor Ting Sun described in

- ☒ the specification filed herewith.  
☐ application serial no. \_\_\_\_\_, filed \_\_\_\_\_.  
☐ patent no. \_\_\_\_\_, issued \_\_\_\_\_.

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights in the invention is listed below\* and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e). \*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

☐ INDIVIDUAL ☐ SMALL BUSINESS CONCERN ☐ NONPROFIT ORGANIZATION

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28 (b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of the Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING \_\_\_\_\_ George Laplante

TITLE OF PERSON IF OTHER THAN OWNER \_\_\_\_\_ Chief Financial Officer

ADDRESS OF PERSON SIGNING \_\_\_\_\_ 1704 Automation Parkway

San Jose, California 95131

SIGNATURE  \_\_\_\_\_ DATE 9/25/2000

# **SYSTEM AND METHOD FOR ADAPTIVELY ACCOMMODATING A HIGH AMPLITUDE DOWNSTREAM SIGNAL IN A DSL MODEM**

By Ting Sun

## **BACKGROUND**

### 1. **Technical Field**

This disclosure relates generally to DSL modems and, more particularly, to an adaptively adjustable DSL modem for operation with loops of different lengths.

### 2. **Description of the Background Art**

As the Internet continues to become more popular, there is an increasing need for reliably accessing and navigating ("surfing") the Internet at high speed and at low cost. Providing high speed Internet access permits users to send and receive information over the Internet quickly and reduces the time the user must wait to receive requested information. In addition, there is a continuous pressure to lower the cost of accessing the Internet and Internet-related devices.

One method of accessing the Internet is by using Digital Subscriber Line (DSL) technology. Various versions of DSL exist, such as Asymmetric DSL (ADSL), Symmetric DSL (SDSL), Rate Adaptive DSL (RADSL), Very high speed ADSL (VADSL), Consumer DSL (CDSL), High bit rate DSL (HDSL), etc., and may be collectively referred to as DSL.

ADSL is one version of DSL technology that expands the useable bandwidth of existing copper telephone lines, delivering high-speed data communications at rates up to about 8 Mbps without interrupting normal telephone service, also known as POTS (Plain Old Telephone

Service). To achieve this end, ADSL uses frequency-division multiplexing (FDM) technology to carry POTS and ADSL channels all on the same twisted-pair copper telephone line.

A variant of ADSL known as DSL-Lite or G.lite is a DMT-based technology that typically uses about one half of the bandwidth of full-rate ADSL or G.DMT. One advantage of the DSL-Lite technology is that it has been designed for easy, low-cost deployment and removes the need for a voice-data splitter at every user site.

In one configuration, an ADSL circuit connects an ADSL modem on each end of a twisted copper pair telephone line, creating three information channels. The three channels include a high-speed downstream channel, a medium speed duplex channel, and a POTS (Plain Old Telephone Service) channel. The POTS channel is typically split off from the ADSL modem by filters, thus permitting continuous POTS service, even if the ADSL fails. To create these multiple channels, ADSL modems divide the available bandwidth of a telephone line and typically assign a 4 kHz region for POTS at the DC end of the band.

ADSL is a point-to-point connection technology in that an ADSL termination device, such as an ADSL modem, must be present on each end of the copper circuit. Since ADSL works over copper, it is an appropriate technology for the "local loop," which comprises the copper circuits running from a central office into virtually every home and business. Conventionally, ADSL service generally requires a local loop length of about 6,000 – 14,000 feet for optimal service. Indeed, ADSL signals are attenuated as they pass over the loop. Hence, the longer the local loop, the more attenuated the ADSL signal will be upon arriving at the ADSL modem from a central office. While some ADSL service is possible with loop lengths greater than 14,000 feet, it has been found that with loops much longer than about 14,000 feet, the ADSL signal is too attenuated to provide high data transfer rates.

Conversely, for local loop lengths less than about 6,000 feet, the ADSL signal is not sufficiently attenuated for conventional ADSL modems. In particular, conventional ADSL modems typically comprise a fixed high-gain receiver for amplifying and increasing the resolution of the downstream, or incoming, ADSL signal to accommodate ADSL signals that have been attenuated by passing over the local loop. Typically, the first stage receiver of a conventional ADSL modem will have a fixed gain of about 3X to 6X. Consequently, if, due to a relatively short loop length, the ADSL signal is relatively strong when it arrives at the CPE ADSL modem, the strong ADSL signal tends to saturate the first stage receiver and cause distortion, which in turn will cause noise and impair the data connection rate.

Accordingly, a need exists for a DSL modem that may efficiently operate under a variety of loop lengths, including loop lengths of less than about 6,000 feet. An additional need exists to provide a DSL modem that may operate in short loop conditions without having the first stage receiver be saturated by the downstream DSL signal. Moreover, a need exists to provide a system and method by which a DSL modem may accommodate high amplitude downstream DSL signals without significantly impairing the DSL data connection rate.

## SUMMARY

The present system and method overcome or substantially alleviate prior problems associated with operating a DSL modem in connection with a short (i.e. less than about 6,000 feet) DSL loop by adaptively adjusting the DSL modem in response to the amplitude of the downstream signal.

In one embodiment, a system and method are provided for decreasing the gain of the first stage receiver of a DSL modem in response to receiving a relatively strong downstream DSL signal. Pursuant to this embodiment, the DSL modem first stage receiver includes a switching device to switch in additional resistance to reduce the gain of the receiver in response to a strong DSL downstream signal. As mentioned above, a strong downstream signal may result from a local loop having a length less than about 6,000 feet.

According to another embodiment, a system and method are provided for attenuating the downstream DSL signal before it enters first stage receiver amplifier circuits. In this embodiment, a loss circuit is disposed between a DSL modem hybrid and the first stage receiver. In its default position, the loss circuit provides little attenuation of the incoming, or downstream signal. When a strong downstream signal is detected, however, the loss circuit switches into a configuration that provides additional attenuation to the strong downstream signal so that the strong downstream signal does not saturate the first stage receiver of the ADSL modem.

Accordingly, one embodiment of the present method includes detecting the magnitude of the downstream DSL signal and decreasing the gain of the first stage receiver. Another embodiment of the present method includes switching in additional resistance in response to

detection of a strong DSL signal to attenuate the downstream DSL signal before it enters the DSL modem first stage receiver.

A DSL modem according to the present system and method, therefore, may operate effectively in connection with loop lengths less than about 6,000 feet even though the amplitude of the downstream signal may be higher than that of a downstream signal that has been transmitted over a longer loop. As such, the present DSL modem may be used with local loops of lengths greater than or less than about 6,000 feet and is, consequently, more versatile.

Other advantages and features will be apparent from the drawings and detailed description as set forth below.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating an ADSL service network;

FIG. 2 is a block diagram of the splitter of FIG. 1;

FIG. 3 is a block diagram illustrating an alternative ADSL service network;

5 FIG. 4 is a block diagram of the ADSL modem illustrated in FIGS. 1 and 3;

FIG. 5 is a block diagram of the ADSL codec illustrated in FIG. 4;

FIG. 6 is a block diagram of the Analog Front End (AFE) of FIG. 4;

FIG. 7 illustrates details of the first stage receiver of FIG. 6;

FIG. 8 illustrates details of another embodiment of the first stage receiver of FIG. 6;

10 FIG. 9 illustrates details of the loss circuit of FIG. 8;

FIG. 10 is a flowchart illustrating one embodiment of the present method; and

FIG. 11 is a flowchart illustrating another embodiment of the present method.

## DETAILED DESCRIPTION

FIG. 1 illustrates an ADSL service network 100 that includes a central office 102 including a Digital Subscriber Line Access Multiplexer (DSLAM) 103 and a home 104 coupled by a loop 106. As shown, the central office 102 includes an ADSL modem 110 and a loop interface 112. The loop interface 112 includes a high pass filter 114 and a low pass filter 116 to split high frequency ADSL components of the loop signal and the lower frequency POTS (Plain Old Telephone Service) components of the loop signal. In this configuration, the high pass filter 114 passes signals in the ADSL frequency range to the broadband network 120 via the ADSL modem 110. Likewise, the low pass filter 116 passes the lower frequency POTS signals to the narrow band network 122 over a PSTN (Public Switched Telephone Network) line.

The home 104 is shown as including a splitter 130, an ADSL modem 132, a computer 134, a telephone, or POTS, network 136, and POTS devices, such as telephones 138. While the ADSL modem 132 is illustrated as being disposed outside of the computer 134, those skilled in the art will appreciate that the ADSL modem 132 could also be positioned inside the computer 134.

The splitter 130 splits the incoming signal into high and low frequency components. As discussed in more detail below with reference to FIG. 2, the splitter 130 routes the high frequency component along line 140 to the ADSL modem 132, which is coupled to a network device, such as a computer 134, by a line 142. Likewise, the splitter 130 routes the low frequency, or POTS, component of the incoming signal to the telephone network 136 along line 144. The telephones 138, as well as other POTS devices (*e.g.* 56k modems, facsimile machines, etc.), are coupled to the telephone network 136 by lines 148.

Additional details concerning conventional ADSL equipment are found in Standards Project for Interfaces Relating to Carrier to Customer Connection of Asymmetrical Digital Subscriber Line (ADSL) Equipment, T1E1.4/97-007R6, T1.413 Issue 2, edited by John Bingham and Frank van der Putten, dated September 26, 1997, which is incorporated herein  
5 by reference.

FIG. 2 illustrates details of the splitter 130 of FIG. 1. As shown, the splitter 130 includes a high pass filter 202 and a low pass filter 204 coupled to the loop 106 via lines 206 and 208 respectively. The high pass filter 202 permits higher frequency signals, such as ADSL signals, to pass from the loop 106 to the ADSL modem 132 (FIG. 1) while preventing  
10 the lower frequency POTS signals from entering onto the line 140 and potentially interfering with the operation of the ADSL modem 132. Similarly, the low pass filter 204 permits the lower frequency POTS signals to pass onto the telephone network 136 while preventing higher frequency signals, such as ADSL signals, from entering onto the telephone network 136 and potentially interfering with the operation of POTS devices, such as the telephones  
15 138, coupled thereto.

FIG. 3 illustrates an alternative ADSL network 300. The network 300 differs from that illustrated in FIG. 1 in that it does not include the splitter 130 disposed between the loop 106 and the telephone network 136 or the ADSL modem 132. As such, the loop 106 is directly coupled to the telephone network 136. In contrast with the network 100 shown in  
20 FIG. 1, the network 300 includes low pass filters 302 disposed between the telephones 138 and the telephone network 136. The low pass filters 302 generally prevent the higher frequency signals, such as ADSL signals, from interfering with operation of the telephone 138 and separate the lower frequency voice band signals from the ADSL spectrum.

FIG. 4 illustrates details of the ADSL modem 132 depicted in FIGS. 1 and 3. As shown, the ADSL modem 132 includes a Digital Signal Processor (DSP) 402, an ADSL codec 404, and an Analog Front End (AFE) 406. The AFE 406 is coupled to the line 140, which leads to the loop 106 by a transformer 410. The DSP 402 is illustrated as including a  
5 PCI (Peripheral Component Interconnect) bus controller 412, which controls communications between the ADSL modem 132 and the PCI bus 142 of the computer 134 (FIG. 1) along line 416. Again, those skilled in the art will appreciate that the ADSL modem 132 can be positioned internal or external of the computer 134 and the data peripheral interface 142 between the computer 134 and the associated ADSL modem 132 can be, for example, USB or  
10 parallel port. First and second control lines 420 and 422 interconnect the AFE 406 and the DSP 402 to enable direct communication therebetween. As those skilled in the art will appreciate, the DSP 402 is a CPU, or data processor, used for digital signal processing.

FIG. 5 illustrates details of the ADSL codec 404 depicted in FIG. 4. The ADSL codec 404 includes a digital to analog converter 502 coupled to a reconstruction filter and attenuator  
15 504 for converting the DSP output to an analog signal and reconstructing the same. Additionally, the ADSL codec 404 includes an analog to digital signal converter 506 and a programmable gain amplifier 508 for converting to digital format the signals received by the ADSL codec 404 from the Analog Front End (AFE) 406. Accordingly, in this configuration, the ADSL codec 404 provides A/D and D/A signal conversions between the DSP 402 and the  
20 analog front end (AFE) 406.

FIG. 6 illustrates details of the Analog Front End (AFE) 406 of FIG. 4. As shown, the AFE 406 is interposed between the transformer 410 and the ADSL codec 404 and includes an ADSL transmitter filter 602, an ADSL transmit line driver with gain 604, an ADSL receive

filter 606, and a first stage ADSL differential receiver 608. A hybrid 610 interfaces the transformer 410 with the transmit line driver 604 and the first stage receiver 608. The hybrid 610 is a conventional device that converts a two wire line into a four wire line.

The transmit filter 602 is illustrated as coupling the codec 404 with the transmit line driver 604 and is preferably a low pass filter. The ADSL receiver filter 606 advantageously comprises a band-pass filter for echo suppression and anti-aliasing and couples the first stage receiver 608 with the codec 404. Those skilled in the art will appreciate that the transmit and receive filters 602 and 606 may comprise active or passive filters.

The first stage receiver 608 is disposed between the hybrid 610 and the receive filter 606. One purpose of the first stage receiver is to amplify, and thus improve the resolution of, the downstream ADSL signals. As discussed above, however, in some instances the downstream signal is already strong and will tend to saturate the first stage receiver 608 if the receiver 608 amplifies the downstream signal in the same manner in which the receiver 608 amplifies highly attenuated downstream signals. For example, where the loop length is less than about 6,000 feet, the ADSL signal strength, or amplitude, may be relatively high and, therefore, amplifying the downstream signal may saturate the first stage receiver 608 and impair the data transfer rate or prevent an ADSL connection altogether.

As discussed in more detail below, the present first stage receiver 608 addresses the problem of having a strong downstream signal by detecting the strength of the downstream ADSL signal and adjusting the analog front end 406 according to the detected strength. This adjustment may comprise decreasing the gain of the first stage receiver, switching in additional impedance in response to detecting a strong downstream signal, or both.

Advantageously, the DSP 402 detects the strength of the downstream ADSL signal and adjusts the gain of the first stage receiver 608 or adjusts the line impedance accordingly.

FIG. 7 illustrates one embodiment of the present first stage receiver 608. As shown, the first stage receiver 608 includes first and second amplifier circuits 702 and 704, one for each of the differential lines 620 and 622 from the hybrid 610. The first amplifier circuit 702 includes an operational amplifier 710 that is coupled to the line 620 at one input and is coupled to ground 712 along line 714 and resistor 718 having a resistance R1 at the other input. An output line 716 is also coupled to the operational amplifier 710 at its output terminal. Further, a resistor 720 having resistance RF1 is disposed between the input line 714 and the output line 716. An additional resistor 722 also having a resistance RF1 is disposed between the input line 714 and the output line 716 in parallel with the resistor 720. The resistors R1 and RF1 advantageously each have a resistance in the range of about 100 – 10,000 ohms.

Importantly, the resistor 722 may be selectively switched into and out of the circuit 702 by the switching device 724. Those skilled in the art will appreciate that the switching device 724 may comprise a device such as a switch or a multiplexer. As illustrated, the switching device 724 is controlled along line 726 by the DSP 402 (FIG. 4) to adaptively adjust the gain of the first stage receiver 608 according to the detected strength of the downstream ADSL signal.

In this configuration, when the switching device 724 is in an open position (as shown in FIG. 7), the resistor 722 is switched out of the circuit 702 and, therefore, the gain of the circuit is equal to the ratio of the resistances RF1 and R1 or,  $\text{Gain} = \text{RF1} / \text{R1}$ . According to

this embodiment, this is the default position with the circuit 702 being configured for maximum gain.

However, when the DSP 402 detects a strong downstream signal, the DSP 402 closes the switching device 724 to switch the resistor 722 into the circuit 702. Consequently, when the resistor 722 is switched into the circuit 702, the gain of the circuit 702 is reduced by a factor of two since the resistors 720 and 722 have equal resistances. Hence, with the switching device 724 closed and the resistor 722 switched into the circuit 702 as shown, the gain of the circuit is one half of the ratio of the resistances  $R_{F1}$  and  $R_1$  or,  $\text{Gain} = R_{F1} / 2 * R_1$ . Thus, in this embodiment, the gain of the circuit 702 may be reduced by a factor of two, or, in other words cut in half, by switching in the resistor 722.

The circuit 704 is configured substantially identically to the circuit 702. The second amplifier circuit 704 includes an operational amplifier 730 that is coupled to the line 622 at one input and is coupled to ground 732 along line 734 at the other input. An output line 736 is also coupled to the operational amplifier 730 at its output terminal and includes a resistor 738 having resistance  $R_2$  disposed along the line 736. Further, a resistor 740 having resistance  $R_{F2}$  is disposed between the input line 734 and the output line 736. An additional resistor 742 also having a resistance  $R_{F2}$  is disposed between the input line 734 and the output line 736 in parallel with the resistor 740.

Importantly, the resistor 742 may be selectively switched into and out of the circuit 704 by the switching device 744. Those skilled in the art will appreciate that the switching device 744 may comprise a device such as a switch or a multiplexer. As illustrated, the switching device 744 is controlled along line 746 by the DSP 402 (FIG. 4) to adaptively

adjust the gain of the first stage receiver 608 according to the detected strength of the downstream ADSL signal.

In this configuration, when the switching device 744 is in an open position (as shown in FIG. 7), the resistor 742 is switched out of the circuit 704 and, therefore, the gain of the circuit is equal to the ratio of the resistances  $R_{F2}$  and  $R_2$  or,  $\text{Gain} = R_{F2} / R_2$ . According to this embodiment, this is the default position with the circuit 704 being configured for maximum gain.

However, when the DSP 402 detects a strong downstream signal, the DSP 402 closes the switching device 744 to switch the resistor 742 into the circuit 704. Consequently, when the resistor 742 is switched into the circuit 704, the gain of the circuit 704 is reduced by a factor of two since the resistors 740 and 742 have equal resistances. Hence, with the switching device 744 closed and the resistor 742 switched into the circuit 704 as shown, the gain of the circuit is one half of the ratio of the resistances  $R_{F2}$  and  $R_2$  or,  $\text{Gain} = R_{F2} / 2 * R_2$ . Thus, in this embodiment, the gain of the circuit 704 may be reduced by a factor of two, or, in other words cut in half, by switching in the resistor 742. Those skilled in the art will appreciate that the gain may be adjusted by a different amount where the resistors 720 and 722 and the resistors 740 and 742 have different resistances.

Pursuant to this embodiment, therefore, the DSP 402 in accordance with the strength, or amplitude, of a detected downstream ADSL signal, may adaptively adjust the gain of the first stage amplifier. Thus, in instances where the downstream ADSL signal is strong as it enters the ADSL modem 132, the strong downstream signal is detected by the DSP 402 (FIG. 4), which then switches in the resistors 722 and 742 by activating the switches 724 and 744 to decrease the gain of the first stage receiver 608.

FIG. 8 illustrates another embodiment of the present first stage receiver 608. In this embodiment, the first stage receiver 608 comprises first and second operational amplifier circuits 802 and 804 as well as a loss circuit 806. The loss circuit 806 introduces attenuation and attenuates the downstream ADSL signal before the downstream ADSL signal enters into the operational amplifier circuits 802 and 804. Accordingly, in this embodiment, rather than adjusting the gain of the operational amplifier circuits 802 and 804, the loss circuit 806 attenuates the downstream ADSL signal when the DSP 402 detects that the downstream ADSL signal is too strong.

Specifically, the operational amplifier circuit 802 includes an operational amplifier 810 having input lines 812 and 814 and an output line 816. The input line 812 is coupled to ground 818 and the input line 814 is coupled to the line 620 via the loss circuit 806 as discussed below. A resistor 820 having resistance  $RF1$  is disposed between the output line 816 and the input line 812. Moreover, another resistor 822 having resistance  $R1$  is positioned along the line 812.

Similarly, the operational amplifier circuit 804 includes an operational amplifier 830 having input lines 832 and 834 and an output line 836. The input line 832 is coupled to ground 838 and the input line 834 is coupled to the line 622 via the loss circuit 806 as discussed below. A resistor 840 having resistance  $RF2$  is disposed between the output line 836 and the input line 832. Moreover, another resistor 842 having resistance  $R2$  is positioned along the line 832.

In this configuration, the operational amplifier circuits 802 and 804 have non-adjustable, fixed gains. The loss circuit 806 is controlled by the DSP 402 along the line 850 to adaptively introduce attenuation and attenuate the downstream ADSL signal before the

downstream ADSL signal enters the amplifier circuits 802 and 804 when the DSP 402 detects a strong ADSL downstream signal. The loss circuit 806 is described in more detail below with reference to FIG. 9. The resistors RF1, R1, RF2, and R2 advantageously each have a resistance in the range of about 100 – 10,000 ohms.

5           FIG. 9 illustrates details of the loss circuit 806. As shown, the loss circuit 806 is disposed between the hybrid 610 and the operational amplifiers 810 and 830 and includes resistors 902, 904, and 906. The resistor 902 is disposed along the line 620 and the resistor 904 is disposed along the line 622. Advantageously, the resistors 902 and 904 each have a resistance in the range of about 100 – 100,000 ohms and, in one embodiment, comprise  
10   2,000-ohm resistors.

          The resistor 906 is positioned along line 910, which selectively interconnects the lines 814 and 836. Advantageously, the resistor 906 has a resistance in the range of about 100 - 10,000 ohms and, in one embodiment, comprises a 4,000-ohm resistor. The line 910 also includes a switching device 912 for selectively interconnecting the lines 814 and 836 through  
15   the resistor 906. The switching device 912 is controlled by the DSP 402 along line 850 and may comprise, for example, a switch, a relay, or a multiplexer.

          Accordingly, when the DSP 402 detects that the downstream ADSL signal is strong, or above a predetermined threshold, the DSP 402 closes the switching device 912 to switch in the resistor 906 to attenuate the downstream ADSL signal before it enters the operational  
20   amplifiers 810 and 830. One advantage associated with the embodiment of FIG. 9 is that it might be more accurate than the embodiment of FIG. 7 in some applications because the gain of the operational amplifier circuits 802 and 804 need not be adjusted. Moreover, those skilled in the art will appreciate that the loss circuit 806 may be disposed within the first stage

receiver 608 or outside of the first stage receiver 608 between the receiver 608 and the hybrid 610.

FIG. 10 is a flowchart 1000 illustrating one embodiment of a method for adaptively adjusting the gain of an ADSL modem first stage receiver. The method starts in block 1002.

5 Next, the first stage receiver 608, such as that shown in FIG. 7, is configured with a default gain pursuant to block 1004. Advantageously, the default gain is a relatively high and appropriate for use with loop lengths ranging from about 6,000 feet to about 14,000 feet. With reference to the first stage receiver 608 illustrated in FIG. 7, the default configuration is achieved by opening the switching devices 724 and 744 so as to switch out the resistors 722 and 742. In the embodiment shown in FIG. 7, the DSP 402 controls the switching devices 724 and 744.

10 As shown in block 1006, the next step is measuring the amplitude of the downstream signal. Preferably, the DSP 402 measures the amplitude of the downstream ADSL signal using conventional algorithms to determine the amplitude, or strength of the downstream ADSL signal. The DSP 402 may measure the amplitude of the downstream ADSL signal by probing the downstream signal.

15 The next step is to determine whether the measured amplitude of the downstream ADSL signal is above a predetermined threshold, pursuant to block 1008. The DSP 402 preferably performs this determination. The predetermined threshold may be the maximum downstream signal amplitude the first stage receiver 608 (FIG. 7) can receive without becoming saturated or causing an unacceptable noise level. If the measured amplitude of the downstream ADSL signal is above the predetermined threshold, then the determination of block 1008 is "yes" and execution proceeds to block 1010. Alternatively, if the measured

amplitude of the downstream ADSL signal is not above the predetermined threshold, then the determination of block 1008 is "no" and execution proceeds to block 1012, where the process ends.

As mentioned above, if the measured downstream ADSL signal is above the predetermined threshold, execution proceeds to block 1010, which represents the step of decreasing the gain of the first stage receiver 608 (FIG. 7). The DSP 402 adaptively decreases the gain of the first stage receiver 608 in response to detecting a high amplitude downstream ADSL signal by driving the switching devices 724 and 744 (FIG. 7) to switch in the resistors 722 and 742. When the resistors 722 and 742 are switched in, the gain of the first stage receiver 608 is approximately one half of the gain of the first stage receiver 608 with the resistors 722 and 742 switched out. After decreasing the gain of the first stage receiver 608 pursuant to block 1010, execution returns to block 1006. Accordingly, in this manner, the first stage receiver 608 of an ADSL modem 132 (FIG. 1) can function effectively in short loop conditions where the downstream ADSL signal may be relatively strong.

FIG. 11 is a flowchart 1100 that illustrates another embodiment of a method for adjusting an ADSL modem first stage receiver in response to a high amplitude downstream ADSL signal. The method starts in block 1102. Next, the first stage receiver 608, such as that shown in FIG. 8 is configured with a default impedance pursuant to block 1004. FIG. 9 illustrates that the default impedance of the loss circuit 806 (FIG. 8) may comprise the resistors 902 and 904, which are disposed along the input lines 816 and 836. Under normal loop conditions (i.e. loop lengths greater than about 6,000 feet) the only impedance added to the downstream ADSL signal by the loss circuit 806 is that imparted by the resistors 902 and 904.

As shown in block 1106, the next step is measuring the amplitude of the downstream signal. Preferably, the DSP 402 measures the amplitude of the downstream ADSL signal using conventional algorithms to determine the amplitude, or strength of the downstream ADSL signal. The DSP 402 may measure the amplitude of the downstream ADSL signal by  
5 probing the downstream signal.

The next step is to determine whether the measured amplitude of the downstream ADSL signal is above a predetermined threshold, pursuant to block 1108. This determination is preferably performed by the DSP 402. The predetermined threshold may be the maximum downstream signal amplitude the first stage receiver 608 (FIG. 7) can receive without  
10 becoming saturated or causing an unacceptable noise level. If the measured amplitude of the downstream ADSL signal is above the predetermined threshold, then the determination of block 1108 is "yes" and execution proceeds to block 1110. Alternatively, if the measured amplitude of the downstream ADSL signal is not above the predetermined threshold, then the determination of block 1108 is "no" and execution proceeds to block 1112, where the process  
15 ends.

As mentioned above, if the measured downstream ADSL signal is above the predetermined threshold, execution proceeds to block 1010, which represents the step of introducing additional impedance to attenuate the downstream signal. The DSP 402 adaptively adds impedance to the downstream ADSL signal in response to detecting a high  
20 amplitude downstream ADSL signal by driving the switching device 912 (FIG. 9) to switch in the resistor 906. When the resistor 906 is switched in, the loss circuit 806 introduces approximately a 6 dB decrease in the amplitude, or strength, of the downstream ADSL signal so that the downstream signal does not saturate the first stage receiver 608. After introducing

the additional impedance pursuant to block 1110, execution returns to block 1106.

Accordingly, in this manner, the first stage receiver 608 of an ADSL modem 132 (FIG. 1) can function effectively in short loop conditions where the downstream ADSL signal may be relatively strong.

5           The invention has been described above with reference to specific embodiments. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The foregoing description and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

What is claimed is:

- 1 1. A method for adaptively adjusting a DSL modem receiver in response to a high  
2 amplitude downstream DSL signal, comprising:  
3 determining whether the magnitude of the downstream DSL signal is above a  
4 predetermined threshold;  
5 decreasing an amount of gain of the DSL modem receiver if the amplitude of the  
6 downstream DSL signal is above the predetermined threshold to prevent the receiver  
7 from being saturated by the downstream DSL signal.
- 1 2. The method for adaptively adjusting a DSL modem receiver according to claim 1,  
2 wherein the step of decreasing further comprises switching in additional resistance in a  
3 receiver amplifier to decrease the gain of the receiver.
- 1 3. The method for adaptively adjusting a DSL modem receiver according to claim 1,  
2 wherein the step of determining is performed by a digital signal processor.
- 1 4. The method for adaptively adjusting a DSL modem receiver according to claim 1,  
2 further comprising the step of initially setting the gain of the first stage receiver at a  
3 default gain.
- 1 5. The method for adaptively adjusting a DSL modem receiver according to claim 1  
2 wherein the step of decreasing further comprises decreasing the receiver gain by 3 dB to  
3 12 dB.

1 6. A method of adaptively adjusting a DSL modem having a receiver that includes  
2 an amplifier circuit in response to a high amplitude downstream DSL signal, comprising:  
3 determining whether the amplitude of the downstream DSL signal is above a  
4 predetermined threshold; and  
5 attenuating the downstream DSL signal before the downstream DSL signal enters  
6 the amplifier circuit if the downstream DSL signal amplitude is above the predetermined  
7 threshold.

1 7. The method of adaptively adjusting a DSL modem according to claim 6, wherein  
2 the step of determining is performed by a digital signal processor and the step of  
3 attenuating is performed by a loss circuit.

1 8. The method of adaptively adjusting a DSL modem according to claim 6, wherein  
2 the step of attenuating further comprises inserting a loss of between 3 dB to 12 dB to the  
3 downstream DSL signal amplitude.

1 9. The method of adaptively adjusting a DSL modem according to claim 6, wherein  
2 the step of attenuating further comprises switching in a resistor to attenuate the  
3 downstream DSL signal.

1 10. An automatically adjustable DSL modem for adaptively accommodating a high  
2 amplitude downstream DSL signal, comprising:  
3 a data processor for detecting the amplitude of the downstream DSL signal; and  
4 a first stage receiver coupled to and controlled by the data processor;  
5 the first stage receiver having an adjustable gain so that the data processor may  
6 decrease the gain of the first stage receiver in response to detecting a high amplitude  
7 downstream DSL signal.

1 11. The automatically adjustable DSL modem according to claim 10, wherein the first  
2 stage receiver further comprises a pair of amplifier circuits, each amplifier circuit  
3 including a switching device coupled to and controlled by the data processor for  
4 selectively switching in additional resistance to decrease the gain of the amplifier circuit  
5 in response to detection of a high amplitude downstream DSL signal.

1 12. The automatically adjustable DSL modem according to claim 10, further  
2 comprising an analog front end including a hybrid and a receive filter, the first stage  
3 receiver being disposed between the hybrid and the receive filter.

1 13. An automatically adjustable DSL modem for adaptively accommodating a high  
2 amplitude downstream DSL signal, comprising:  
3 a data processor for detecting the amplitude of the downstream DSL signal; and  
4 a loss circuit coupled to and controlled by the data processor for attenuating the  
5 downstream signal in response to the data processor detecting a high amplitude  
6 downstream DSL signal.

1 14. The automatically adjustable DSL modem according to claim 13, further  
2 comprising a first stage receiver having at least one amplifier circuit for amplifying the  
3 downstream DSL signal, the loss circuit being disposed within the first stage receiver to  
4 selectively attenuate the downstream DSL signal before the amplifier circuit amplifies the  
5 downstream DSL signal.

1 15. The automatically adjustable DSL modem according to claim 13, wherein the loss  
2 circuit further comprises a switching device coupled to a resistor, the switching device  
3 being coupled to and controlled by the data processor to switch in the resistor to  
4 selectively attenuate the downstream DSL signal.

1 16. A DSL modem for converting a downstream DSL analog signal to digital data  
2 and for converting digital data to an analog signal, comprising:  
3 a data processor for detecting the amplitude of the downstream analog signal, the  
4 data processor being configured to determine whether the amplitude of the downstream  
5 analog signal is greater than a predetermined threshold;  
6 an analog front end coupled to and controlled by the data processor for receiving  
7 the downstream analog signals;  
8 the data processor being configured to adjust the analog front end according to  
9 whether the amplitude of the downstream signal is greater than a predetermined threshold  
10 to prevent the analog front end from being saturated by high amplitude downstream  
11 signals.

1 17. The DSL modem according to claim 16 wherein the analog front end further  
2 comprises a first stage receiver, the first stage receiver having an adjustable gain so that  
3 the data processor may decrease the gain of the first stage receiver in response to  
4 detecting a high amplitude downstream signal.

1 18. The DSL modem according to claim 16 further comprising a loss circuit coupled  
2 to and controlled by the data processor for attenuating the downstream signal in response  
3 to the data processor detecting a downstream signal greater than the predetermined  
4 threshold.

1 19. A system for adaptively adjusting a DSL modem receiver in response to a high  
2 amplitude downstream DSL signal, comprising:  
3 means for determining whether the amplitude of the downstream DSL signal is  
4 above a predetermined threshold;  
5 means for decreasing an amount of gain of the DSL modem receiver if the  
6 amplitude of the downstream DSL signal is above the predetermined threshold to prevent  
7 a receiver amplifier from being saturated by the downstream DSL signal.

1 20. A system for adaptively adjusting a DSL modem having a receiver that includes  
2 an amplifier circuit in response to a high amplitude downstream DSL signal, comprising:  
3 means for determining whether the amplitude of the downstream DSL signal is  
4 above a predetermined threshold; and  
5 means for attenuating the downstream DSL signal before the downstream DSL  
6 signal enters the amplifier circuit if the downstream DSL signal amplitude is above the  
7 predetermined threshold.

1 21. A method for adaptively adjusting a DSL modem receiver in response to a high  
2 amplitude downstream DSL signal, comprising:  
3 measuring the amplitude of the downstream DSL signal;  
4 adjusting an amount of gain of the DSL modem receiver according to the  
5 measured amplitude to prevent the receiver from being saturated by the downstream DSL  
6 signal.

- 1 22. A method for adaptively adjusting a DSL modem receiver in response to a high  
2 amplitude downstream DSL signal, comprising:  
3 measuring the amplitude of the downstream DSL signal;  
4 selectively attenuating the downstream DSL signal before the downstream DSL  
5 signal enters the amplifier circuit according to the measured amplitude of the downstream  
6 DSL signal to prevent the downstream DSL signal from saturating the receiver.

# **SYSTEM AND METHOD FOR ADAPTIVELY ACCOMMODATING A HIGH AMPLITUDE DOWNSTREAM SIGNAL IN A DSL MODEM**

## **ABSTRACT OF THE DISCLOSURE**

A system and method are disclosed for adaptively accommodating a high amplitude downstream signal in a DSL modem. High amplitude downstream signals are common with local loop lengths of less than about 6,000 feet and can saturate DSL modem components and impair DSL service if not effectively accommodated.

In general, a DSL system detects a high amplitude downstream DSL signal and adjusts a DSL modem analog front end in response to the detected high amplitude downstream DSL signal so that analog front end components of a DSL modem are not saturated by the high amplitude downstream DSL signal. Pursuant to one embodiment, a digital signal processor detects the high amplitude DSL signal and, in response, decreases a gain of a first stage receiver to accommodate the high amplitude downstream DSL signal. Another embodiment introduces additional attenuation of the downstream DSL signal to attenuate high amplitude downstream DSL signals before they enter first stage receiver amplifier circuits.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 9 is a block diagram of a loss circuit 806. The loss circuit 806 includes a first resistor 902, a second resistor 904, a third resistor 906, a first switch 910, a second switch 912, and a third switch 914. The first switch 910 is connected to the first resistor 902 and the second resistor 904. The second switch 912 is connected to the second resistor 904 and the third resistor 906. The third switch 914 is connected to the third resistor 906 and the output of the loss circuit 806. The loss circuit 806 is connected to an operational amplifier 810 and a digital signal processor (DSP) 402.




FIG. 9




FIG. 10




FIG. 11

Docket No. PA1203US

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**"SYSTEM AND METHOD FOR ADAPTIVELY ACCOMMODATING A HIGH AMPLITUDE DOWNSTREAM SIGNAL IN A DSL MODEM"**

the specification of which:

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as U.S. Application No. \_\_\_\_\_  
or PCT International Application No. \_\_\_\_\_

and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application, having a filing date before that of the application on which priority is claimed.

**Prior Foreign Application(s)****Priority Claimed**

_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No

Docket No. PA1203US

I hereby claim the benefit under Title 35, United States Code §119(e) of any United States provisional application(s) listed below.

(Application Number)	(Filing Date)
(Application Number)	(Filing Date)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

(Application Number)	(Filing Date)	(Status -- patented, pending, abandoned)
(Application Number)	(Filing Date)	(Status -- patented, pending, abandoned)

**POWER OF ATTORNEY:** I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

John S. Ferrell, Reg. No. 34,593;  
 John D. Henkhaus, Reg. No. 42,656; J. Eppa Hite, Reg. No. 30,266;  
 Wendi R. Schepler, Reg. No. 43,091; Aaron R. Wininger, Reg. No. 45,229;  
 and Susan Yee, Reg. No. 41,388.

**SEND ALL CORRESPONDENCE TO:**

John S. Ferrell  
 CARR & FERRELL LLP  
 2225 East Bayshore Road, Suite 200  
 Palo Alto, CA 94303  
 TEL: (650) 812-3400  
 FAX: (650) 812-3444

Docket No. PA1203US

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of inventor: Ting SunInventor's signature:  Dated: 9/25/00Residence: Houston, TexasPost Office Address: 1704 Automation Parkway, San Jose, CA 95131 Citizenship: China